OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7896d 20h /
131 LinkFail signal was not latching appropriate bit. mohor 7896d 21h /
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7896d 21h /
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7896d 22h /
128 This commit was manufactured by cvs2svn to create tag 'rel_2'. 7916d 20h /
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7916d 20h /
126 InvalidSymbol generation changed. mohor 7916d 21h /
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7916d 21h /
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7916d 22h /
123 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7918d 22h /
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7918d 22h /
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7918d 22h /
120 Unused files removed. mohor 7918d 23h /
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7918d 23h /
118 ShiftEnded synchronization changed. mohor 7922d 14h /
117 Clock mrx_clk set to 2.5 MHz. mohor 7923d 01h /
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7923d 01h /
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7923d 23h /
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7924d 20h /
113 RxPointer bug fixed. mohor 7931d 12h /
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7932d 02h /
111 Master state machine had a bug when switching from master write to
master read.
mohor 7932d 15h /
110 m_wb_cyc_o signal released after every single transfer. mohor 7932d 18h /
109 Comment removed. mohor 7932d 19h /
108 Testbench supports unaligned accesses. mohor 8000d 04h /
107 TX_BUF_BASE changed. mohor 8000d 05h /
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8000d 05h /
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8009d 06h /
104 FCS should not be included in NibbleMinFl. mohor 8011d 00h /
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8011d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.