OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 158

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 Typo fixed. mohor 7274d 15h /
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7276d 20h /
156 Valid testbench. mohor 7276d 20h /
155 Minor changes. mohor 7276d 20h /
154 Design document is still under construction. mohor 7277d 20h /
153 Temp version (backup). mohor 7278d 11h /
152 Version 1.16 created. See revision history in the document for details. mohor 7278d 11h /
151 This commit was manufactured by cvs2svn to create tag 'rel_4'. 7278d 13h /
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7278d 13h /
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.
mohor 7278d 13h /
148 Bug when last byte of destination address was not checked fixed. mohor 7278d 13h /
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7278d 13h /
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7278d 13h /
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7278d 13h /
144 This commit was manufactured by cvs2svn to create tag
'runing_under_uclinux'.
7294d 15h /
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7294d 15h /
142 This commit was manufactured by cvs2svn to create tag 'rel_3'. 7297d 09h /
141 Syntax error fixed. mohor 7297d 09h /
140 Syntax error fixed. mohor 7297d 09h /
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7297d 09h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.