OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Bench outputs data to display every 128 bytes. mohor 7867d 14h /
179 Beautiful tests merget together mohor 7867d 15h /
178 Rearanged testcases mohor 7867d 15h /
177 Bug in MIIM fixed. mohor 7867d 19h /
176 lists changed to new directory structure mohor 7867d 20h /
175 Script fixed to new dir structure mohor 7867d 20h /
174 Directory keeper mohor 7867d 20h /
173 Keeps the directory mohor 7867d 20h /
172 NCSIM simulation environment added to cvs mohor 7867d 20h /
171 NCSIM simulation environment added. mohor 7867d 20h /
170 Headers changed. mohor 7867d 21h /
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7867d 21h /
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7868d 19h /
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7869d 19h /
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7870d 20h /
165 HASH improvement needed. mohor 7870d 23h /
164 Ethernet debug registers removed. mohor 7870d 23h /
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 7871d 15h /
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 7871d 15h /
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7871d 20h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.