OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 210

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
210 BIST added. mohor 7159d 14h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7160d 17h /
208 Virtual Silicon RAMs moved to lib directory tadej 7176d 11h /
207 Virtual Silicon RAM support fixed tadej 7176d 11h /
206 Virtual Silicon RAM added to the simulation. mohor 7176d 11h /
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7176d 12h /
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7176d 12h /
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7176d 12h /
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7179d 13h /
201 Core size added to the document. mohor 7179d 14h /
200 File with lower case checked in instead. mohor 7179d 14h /
199 Datasheet name changed to lower case name. mohor 7179d 14h /
198 Removed file. File with name in lower case will be added instead. mohor 7179d 14h /
197 Ethernet Data Sheet. mohor 7179d 14h /
196 Ethernet product brief. mohor 7179d 15h /
195 Product brief removed because it is the same as Datasheet. mohor 7179d 15h /
194 Full duplex tests modified and testbench bug repaired. tadej 7179d 16h /
193 Temp version (backup). mohor 7179d 18h /
192 Some additional reports added tadej 7181d 13h /
191 Bug repaired in eth_phy device tadej 7181d 13h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.