OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 232

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
232 fpga define added. mohor 7847d 11h /
231 Description of Core Modules added (figure). mohor 7849d 13h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7853d 09h /
229 case changed to casex. mohor 7853d 09h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7853d 13h /
227 Changed BIST scan signals. tadejm 7853d 13h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7853d 15h /
225 Some minor changes. tadejm 7853d 15h /
224 Signals for a wave window in Modelsim. tadejm 7853d 16h /
223 Some code changed due to bug fixes. tadejm 7853d 16h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7857d 14h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7857d 14h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7860d 15h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7860d 15h /
218 Typo error fixed. (When using Bist) mohor 7860d 17h /
217 Bist supported. mohor 7860d 17h /
216 Bist signals added. mohor 7860d 17h /
215 Bist supported. mohor 7860d 18h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7861d 13h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7861d 14h /
212 Minor $display change. mohor 7861d 14h /
211 Bist added. mohor 7861d 14h /
210 BIST added. mohor 7861d 14h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7862d 17h /
208 Virtual Silicon RAMs moved to lib directory tadej 7878d 11h /
207 Virtual Silicon RAM support fixed tadej 7878d 11h /
206 Virtual Silicon RAM added to the simulation. mohor 7878d 11h /
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7878d 12h /
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7878d 12h /
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7878d 12h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.