Subversion Repositories ethmac

[/] - Rev 236


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7190d 03h /
235 rev 4. mohor 7190d 18h /
234 Figure list assed to the revision 3. mohor 7191d 02h /
233 Revision 0.3 released. Some figures added. mohor 7191d 02h /
232 fpga define added. mohor 7195d 21h /
231 Description of Core Modules added (figure). mohor 7197d 23h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7201d 19h /
229 case changed to casex. mohor 7201d 19h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7201d 23h /
227 Changed BIST scan signals. tadejm 7201d 23h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7202d 00h /
225 Some minor changes. tadejm 7202d 01h /
224 Signals for a wave window in Modelsim. tadejm 7202d 02h /
223 Some code changed due to bug fixes. tadejm 7202d 02h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7206d 00h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7206d 00h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7209d 00h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
mohor 7209d 00h /
218 Typo error fixed. (When using Bist) mohor 7209d 02h /
217 Bist supported. mohor 7209d 03h /
216 Bist signals added. mohor 7209d 03h /
215 Bist supported. mohor 7209d 03h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7209d 23h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7209d 23h /
212 Minor $display change. mohor 7209d 23h /
211 Bist added. mohor 7210d 00h /
210 BIST added. mohor 7210d 00h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7211d 03h /
208 Virtual Silicon RAMs moved to lib directory tadej 7226d 21h /
207 Virtual Silicon RAM support fixed tadej 7226d 21h /

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.