OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 237

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7848d 08h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7848d 08h /
235 rev 4. mohor 7848d 22h /
234 Figure list assed to the revision 3. mohor 7849d 06h /
233 Revision 0.3 released. Some figures added. mohor 7849d 07h /
232 fpga define added. mohor 7854d 02h /
231 Description of Core Modules added (figure). mohor 7856d 03h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7860d 00h /
229 case changed to casex. mohor 7860d 00h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 7860d 03h /
227 Changed BIST scan signals. tadejm 7860d 03h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7860d 05h /
225 Some minor changes. tadejm 7860d 05h /
224 Signals for a wave window in Modelsim. tadejm 7860d 06h /
223 Some code changed due to bug fixes. tadejm 7860d 06h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 7864d 04h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7864d 04h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 7867d 05h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7867d 05h /
218 Typo error fixed. (When using Bist) mohor 7867d 07h /
217 Bist supported. mohor 7867d 07h /
216 Bist signals added. mohor 7867d 07h /
215 Bist supported. mohor 7867d 08h /
214 Signals for WISHBONE B3 compliant interface added. mohor 7868d 04h /
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7868d 04h /
212 Minor $display change. mohor 7868d 04h /
211 Bist added. mohor 7868d 04h /
210 BIST added. mohor 7868d 04h /
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7869d 07h /
208 Virtual Silicon RAMs moved to lib directory tadej 7885d 01h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.