Subversion Repositories ethmac

[/] - Rev 248


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 wb_rst_i is used for MIIM reset. mohor 6122d 00h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6125d 03h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6125d 03h /
245 Rev 1.7. mohor 6125d 21h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6125d 23h /
243 Late collision is not reported any more. tadejm 6126d 04h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6126d 19h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6126d 19h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6126d 19h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6126d 19h /
238 Defines fixed to use generic RAM by default. mohor 6138d 23h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6141d 05h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6141d 05h /
235 rev 4. mohor 6141d 19h /
234 Figure list assed to the revision 3. mohor 6142d 03h /
233 Revision 0.3 released. Some figures added. mohor 6142d 04h /
232 fpga define added. mohor 6146d 23h /
231 Description of Core Modules added (figure). mohor 6149d 00h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6152d 21h /
229 case changed to casex. mohor 6152d 21h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.