OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 248

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 wb_rst_i is used for MIIM reset. mohor 6409d 14h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 6412d 18h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6412d 18h /
245 Rev 1.7. mohor 6413d 11h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6413d 13h /
243 Late collision is not reported any more. tadejm 6413d 19h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6414d 09h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6414d 10h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6414d 10h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6414d 10h /
238 Defines fixed to use generic RAM by default. mohor 6426d 14h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 6428d 19h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6428d 19h /
235 rev 4. mohor 6429d 10h /
234 Figure list assed to the revision 3. mohor 6429d 18h /
233 Revision 0.3 released. Some figures added. mohor 6429d 18h /
232 fpga define added. mohor 6434d 13h /
231 Description of Core Modules added (figure). mohor 6436d 14h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 6440d 11h /
229 case changed to casex. mohor 6440d 11h /
228 This commit was manufactured by cvs2svn to create tag 'rel_7'. 6440d 15h /
227 Changed BIST scan signals. tadejm 6440d 15h /
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6440d 16h /
225 Some minor changes. tadejm 6440d 16h /
224 Signals for a wave window in Modelsim. tadejm 6440d 18h /
223 Some code changed due to bug fixes. tadejm 6440d 18h /
222 This commit was manufactured by cvs2svn to create tag 'rel_6'. 6444d 16h /
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6444d 16h /
220 This commit was manufactured by cvs2svn to create tag 'rel_5'. 6447d 16h /
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6447d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.