OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 249

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7385d 07h /
248 wb_rst_i is used for MIIM reset. mohor 7385d 07h /
247 This commit was manufactured by cvs2svn to create tag 'rel_10'. 7388d 11h /
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7388d 11h /
245 Rev 1.7. mohor 7389d 04h /
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7389d 06h /
243 Late collision is not reported any more. tadejm 7389d 12h /
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7390d 02h /
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7390d 03h /
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7390d 03h /
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7390d 03h /
238 Defines fixed to use generic RAM by default. mohor 7402d 07h /
237 This commit was manufactured by cvs2svn to create tag 'rel_9'. 7404d 12h /
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7404d 12h /
235 rev 4. mohor 7405d 03h /
234 Figure list assed to the revision 3. mohor 7405d 11h /
233 Revision 0.3 released. Some figures added. mohor 7405d 11h /
232 fpga define added. mohor 7410d 06h /
231 Description of Core Modules added (figure). mohor 7412d 07h /
230 This commit was manufactured by cvs2svn to create tag 'rel_8'. 7416d 04h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.