Subversion Repositories ethmac

[/] - Rev 360


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
360 Added partial implementation of the debug register from ORPSoC olof 3815d 21h /
359 Verilator linting fixes olof 3818d 00h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3819d 14h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3819d 14h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3819d 16h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3819d 16h /
354 Whitespace cleanup olof 3819d 17h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3821d 18h /
352 Removed delayed assignments from rtl code olof 3826d 00h /
351 Turn defines into parameters in eth_cop olof 3834d 14h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3834d 15h /
349 Make all parameters configurable from top level olof 3835d 15h /
348 Added option to dump VCD files olof 3836d 14h /
347 Added information about running with Icarus Verilog olof 3836d 15h /
346 Updated project location olof 3836d 17h /
345 Temporarily disable failing tests olof 3836d 19h /
344 bit 9 in phy control register is self clearing olof 3842d 21h /
343 Address miss should not be asserted on short frames olof 3846d 17h /
342 Added cast to avoid inequality when comparing different data types olof 3846d 17h /
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 3846d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.