Subversion Repositories ethmac

[/] - Rev 364


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3569d 14h /
363 quartus project files unneback 3569d 23h /
362 added Makefiles to build project unneback 3569d 23h /
361 created branch unneback unneback 3569d 23h /
360 Added partial implementation of the debug register from ORPSoC olof 3570d 22h /
359 Verilator linting fixes olof 3573d 00h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3574d 14h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3574d 14h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3574d 16h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 3574d 17h /
354 Whitespace cleanup olof 3574d 17h /
353 Inherit fixes for bit width of constants from ORPSoC olof 3576d 19h /
352 Removed delayed assignments from rtl code olof 3581d 01h /
351 Turn defines into parameters in eth_cop olof 3589d 14h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3589d 15h /
349 Make all parameters configurable from top level olof 3590d 16h /
348 Added option to dump VCD files olof 3591d 15h /
347 Added information about running with Icarus Verilog olof 3591d 15h /
346 Updated project location olof 3591d 17h /
345 Temporarily disable failing tests olof 3591d 19h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2021, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.