OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 366

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
366 Readded eth_top.v with a deprecation warning olof 4613d 19h /
365 Whitespace cleanup olof 4614d 18h /
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4615d 16h /
363 quartus project files unneback 4616d 00h /
362 added Makefiles to build project unneback 4616d 01h /
361 created branch unneback unneback 4616d 01h /
360 Added partial implementation of the debug register from ORPSoC olof 4616d 23h /
359 Verilator linting fixes olof 4619d 02h /
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4620d 16h /
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4620d 16h /
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4620d 18h /
355 Import Julius Baxter's verilator hints from ORPSoC olof 4620d 18h /
354 Whitespace cleanup olof 4620d 19h /
353 Inherit fixes for bit width of constants from ORPSoC olof 4622d 20h /
352 Removed delayed assignments from rtl code olof 4627d 02h /
351 Turn defines into parameters in eth_cop olof 4635d 16h /
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4635d 17h /
349 Make all parameters configurable from top level olof 4636d 17h /
348 Added option to dump VCD files olof 4637d 16h /
347 Added information about running with Icarus Verilog olof 4637d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.