OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8101d 11h /
46 HASH0 and HASH1 registers added. mohor 8101d 11h /
45 Ethernet Datasheet added. mohor 8101d 17h /
44 Ethernet Datasheet added to cvs. mohor 8101d 17h /
43 Tx status is written back to the BD. mohor 8102d 19h /
42 Rx status is written back to the BD. mohor 8105d 12h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8107d 14h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8108d 12h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8112d 15h /
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8121d 17h /
37 Link in the header changed. mohor 8121d 18h /
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8167d 16h /
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8170d 13h /
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8170d 13h /
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8170d 18h /
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8170d 18h /
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8170d 18h /
30 BD section updated. mohor 8172d 15h /
29 Generic memory model is used. Defines are changed for the same reason. mohor 8192d 14h /
28 New release. Name changed to lower case. mohor 8195d 05h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.