OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 68

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 Registered trimmed. Unused registers removed. mohor 8075d 22h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8075d 23h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8076d 05h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8076d 05h /
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8076d 19h /
63 RxAbort is connected differently. mohor 8076d 22h /
62 RxAbort is an output. No need to have is declared as wire. mohor 8076d 22h /
61 RxStartFrm cleared when abort or retry comes. mohor 8077d 00h /
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8077d 00h /
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8077d 00h /
58 File format changed. mohor 8077d 01h /
57 Format of the file changed a bit. mohor 8077d 01h /
56 File format fixed a bit. mohor 8077d 01h /
55 Changed that were lost with last update put back to the file. mohor 8077d 01h /
54 Addition of new module eth_addrcheck.v billditt 8077d 15h /
53 Addition of new module eth_addrcheck.v billditt 8077d 15h /
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8077d 16h /
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8077d 16h /
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8077d 17h /
49 HASH0 and HASH1 register read/write added. mohor 8079d 16h /
48 RxOverRun added to statuses. mohor 8079d 19h /
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8079d 19h /
46 HASH0 and HASH1 registers added. mohor 8079d 19h /
45 Ethernet Datasheet added. mohor 8080d 01h /
44 Ethernet Datasheet added to cvs. mohor 8080d 01h /
43 Tx status is written back to the BD. mohor 8081d 03h /
42 Rx status is written back to the BD. mohor 8083d 20h /
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8085d 22h /
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8086d 19h /
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8090d 23h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.