OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 94

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8059d 21h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8064d 19h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8065d 21h /
91 Comments in Slovene language removed. mohor 8065d 21h /
90 casex changed with case, fifo reset changed. mohor 8065d 22h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8069d 19h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8075d 18h /
87 Status was not latched correctly sometimes. Fixed. mohor 8075d 20h /
86 Big Endian problem when sending frames fixed. mohor 8077d 03h /
85 Log info was missing. mohor 8082d 13h /
84 LinkFail signal was not latching appropriate bit. mohor 8082d 13h /
83 MAC address recognition was not correct (bytes swaped). mohor 8082d 13h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8082d 15h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8082d 15h /
80 Small fixes for external/internal DMA missmatches. mohor 8086d 17h /
79 RetryCntLatched was unused and removed from design mohor 8086d 18h /
78 WB_SEL_I was unused and removed from design mohor 8086d 18h /
77 Interrupts changed mohor 8086d 18h /
76 Interrupts changed in the top file mohor 8086d 18h /
75 r_Bro is used for accepting/denying frames mohor 8086d 18h /
74 Reset values are passed to registers through parameters mohor 8086d 18h /
73 Number of interrupts changed mohor 8086d 18h /
72 Retry is not activated when a Tx Underrun occured mohor 8090d 21h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8094d 23h /
70 Small fixes. mohor 8095d 00h /
69 Define missmatch fixed. mohor 8095d 21h /
68 Registered trimmed. Unused registers removed. mohor 8096d 20h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8096d 21h /
66 Testbench fixed, code simplified, unused signals removed. mohor 8097d 03h /
65 Testbench fixed, code simplified, unused signals removed. mohor 8097d 03h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.