OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] - Rev 96

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8061d 08h /
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8061d 10h /
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8061d 10h /
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8066d 09h /
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8067d 11h /
91 Comments in Slovene language removed. mohor 8067d 11h /
90 casex changed with case, fifo reset changed. mohor 8067d 11h /
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.
mohor 8071d 09h /
88 rx_fifo was not always cleared ok. Fixed. mohor 8077d 08h /
87 Status was not latched correctly sometimes. Fixed. mohor 8077d 10h /
86 Big Endian problem when sending frames fixed. mohor 8078d 17h /
85 Log info was missing. mohor 8084d 03h /
84 LinkFail signal was not latching appropriate bit. mohor 8084d 03h /
83 MAC address recognition was not correct (bytes swaped). mohor 8084d 03h /
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8084d 05h /
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8084d 05h /
80 Small fixes for external/internal DMA missmatches. mohor 8088d 07h /
79 RetryCntLatched was unused and removed from design mohor 8088d 08h /
78 WB_SEL_I was unused and removed from design mohor 8088d 08h /
77 Interrupts changed mohor 8088d 08h /
76 Interrupts changed in the top file mohor 8088d 08h /
75 r_Bro is used for accepting/denying frames mohor 8088d 08h /
74 Reset values are passed to registers through parameters mohor 8088d 08h /
73 Number of interrupts changed mohor 8088d 08h /
72 Retry is not activated when a Tx Underrun occured mohor 8092d 11h /
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.
mohor 8096d 12h /
70 Small fixes. mohor 8096d 13h /
69 Define missmatch fixed. mohor 8097d 11h /
68 Registered trimmed. Unused registers removed. mohor 8098d 10h /
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8098d 11h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.