OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] - Rev 18

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 - sigmoid function robfinch 2526d 17h /ft816float/trunk/rtl/verilog/
16 - added reciprocal square root estimate robfinch 2526d 17h /ft816float/trunk/rtl/verilog/
15 - added reciprocal estimate robfinch 2528d 05h /ft816float/trunk/rtl/verilog/
14 - added Goldschmidt divider robfinch 2767d 03h /ft816float/trunk/rtl/verilog/
13 - fix sticky bit position robfinch 3010d 04h /ft816float/trunk/rtl/verilog/
12 - added square root robfinch 3011d 19h /ft816float/trunk/rtl/verilog/
11 - fix multiply NaN robfinch 3013d 18h /ft816float/trunk/rtl/verilog/
10 - fp updated
- test benches and vectors
robfinch 3014d 06h /ft816float/trunk/rtl/verilog/
9 - added sample FP unit robfinch 3437d 06h /ft816float/trunk/rtl/verilog/
8 Updated better support for 80 bit / 128 bit ops robfinch 3437d 06h /ft816float/trunk/rtl/verilog/
7 adding missing reduction or function robfinch 3588d 15h /ft816float/trunk/rtl/verilog/
6 added more fp ops robfinch 3694d 22h /ft816float/trunk/rtl/verilog/
5 added floattoint inttofloat robfinch 3696d 13h /ft816float/trunk/rtl/verilog/
3 FT816Float - initial zrchive robfinch 4167d 23h /ft816float/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.