OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] - Rev 46

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
28 - allow restart of sqrt calc if load signal activated
-
robfinch 2089d 02h /ft816float/trunk/rtl/verilog/
27 - transmission of Nans in normalizer robfinch 2110d 15h /ft816float/trunk/rtl/verilog/
26 - factor out sizes
- add leading bit for FMA normalization to normalizer
robfinch 2111d 07h /ft816float/trunk/rtl/verilog/
25 - FMA improved accuracy robfinch 2113d 23h /ft816float/trunk/rtl/verilog/
24 - fix infinity robfinch 2114d 04h /ft816float/trunk/rtl/verilog/
23 - better test data for FMA robfinch 2114d 04h /ft816float/trunk/rtl/verilog/
22 - fused multiply add robfinch 2114d 07h /ft816float/trunk/rtl/verilog/
21 - trunc function robfinch 2114d 19h /ft816float/trunk/rtl/verilog/
20 - fix nan propagation robfinch 2116d 01h /ft816float/trunk/rtl/verilog/
19 - latency 10 addsub robfinch 2116d 02h /ft816float/trunk/rtl/verilog/
18 - sigmoid function robfinch 2117d 20h /ft816float/trunk/rtl/verilog/
16 - added reciprocal square root estimate robfinch 2117d 20h /ft816float/trunk/rtl/verilog/
15 - added reciprocal estimate robfinch 2119d 08h /ft816float/trunk/rtl/verilog/
14 - added Goldschmidt divider robfinch 2358d 06h /ft816float/trunk/rtl/verilog/
13 - fix sticky bit position robfinch 2601d 07h /ft816float/trunk/rtl/verilog/
12 - added square root robfinch 2602d 22h /ft816float/trunk/rtl/verilog/
11 - fix multiply NaN robfinch 2604d 22h /ft816float/trunk/rtl/verilog/
10 - fp updated
- test benches and vectors
robfinch 2605d 09h /ft816float/trunk/rtl/verilog/
9 - added sample FP unit robfinch 3028d 09h /ft816float/trunk/rtl/verilog/
8 Updated better support for 80 bit / 128 bit ops robfinch 3028d 09h /ft816float/trunk/rtl/verilog/
7 adding missing reduction or function robfinch 3179d 18h /ft816float/trunk/rtl/verilog/
6 added more fp ops robfinch 3286d 01h /ft816float/trunk/rtl/verilog/
5 added floattoint inttofloat robfinch 3287d 17h /ft816float/trunk/rtl/verilog/
3 FT816Float - initial zrchive robfinch 3759d 02h /ft816float/trunk/rtl/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.