OpenCores
URL https://opencores.org/ocsvn/gpio/gpio/trunk

Subversion Repositories gpio

[/] [gpio/] [trunk/] [bench/] [verilog/] - Rev 66

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 New directory structure. root 5525d 00h /gpio/trunk/bench/verilog/
63 reorganice core, add synchronization flops. simont 7222d 13h /gpio/trunk/bench/verilog/
56 added ECLK and NEC registers, all tests passed. gorand 7434d 09h /gpio/trunk/bench/verilog/
47 small "names" modification... gorand 7451d 10h /gpio/trunk/bench/verilog/
45 small changes, for VATS... gorand 7452d 06h /gpio/trunk/bench/verilog/
41 small changes, to satisfy VATS.. gorand 7462d 08h /gpio/trunk/bench/verilog/
37 tests passed. gorand 7470d 23h /gpio/trunk/bench/verilog/
26 Removed zero padding as per Avi Shamli suggestion. lampret 8078d 01h /gpio/trunk/bench/verilog/
22 Fixed two typos. lampret 8156d 05h /gpio/trunk/bench/verilog/
21 Added RGPIO_INTS. lampret 8156d 05h /gpio/trunk/bench/verilog/
18 Updated timing and fixed some typing errors. lampret 8196d 20h /gpio/trunk/bench/verilog/
13 Changed VCD output location. lampret 8254d 06h /gpio/trunk/bench/verilog/
12 Changed gpio top level into gpio_top. Changed defines.v into gpio_defines.v. lampret 8254d 07h /gpio/trunk/bench/verilog/
11 More intensive verification. lampret 8282d 00h /gpio/trunk/bench/verilog/
8 Changed directory structure, port names and drfines. lampret 8282d 01h /gpio/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.