Subversion Repositories i2c

[/] - Rev 50


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 *** empty log message *** rherveille 7216d 11h /
49 Added testbench rherveille 7216d 11h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7217d 19h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7226d 15h /
46 Fixed slave address MSB='1' bug rherveille 7301d 15h /
45 Added slave address configurability rherveille 7301d 15h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7386d 18h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7386d 18h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7396d 16h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7396d 16h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7396d 16h /
39 Forgot an 'end if' :-/ rherveille 7416d 12h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7419d 19h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7456d 11h /
36 Fixed cmd_ack generation item (no bug). rherveille 7571d 12h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7605d 02h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7609d 00h /
33 Fixed a bug in the Command Register declaration. rherveille 7631d 10h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 7641d 09h /
31 Core is now a Multimaster I2C controller. rherveille 7645d 10h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.