OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed simulation issue when writing to CR register rherveille 7346d 00h /
50 *** empty log message *** rherveille 7360d 19h /
49 Added testbench rherveille 7360d 19h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7362d 03h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7370d 23h /
46 Fixed slave address MSB='1' bug rherveille 7446d 00h /
45 Added slave address configurability rherveille 7446d 00h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7531d 02h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7531d 02h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7541d 00h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7541d 00h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7541d 00h /
39 Forgot an 'end if' :-/ rherveille 7560d 20h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7564d 04h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7600d 19h /
36 Fixed cmd_ack generation item (no bug). rherveille 7715d 20h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7749d 11h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7753d 09h /
33 Fixed a bug in the Command Register declaration. rherveille 7775d 18h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 7785d 17h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.