OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 51

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
51 Fixed simulation issue when writing to CR register rherveille 7642d 21h /
50 *** empty log message *** rherveille 7657d 16h /
49 Added testbench rherveille 7657d 16h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7658d 23h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7667d 20h /
46 Fixed slave address MSB='1' bug rherveille 7742d 20h /
45 Added slave address configurability rherveille 7742d 20h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7827d 23h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7827d 23h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 7837d 21h /
41 This commit was manufactured by cvs2svn to create tag 'asyst_2'. 7837d 21h /
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7837d 21h /
39 Forgot an 'end if' :-/ rherveille 7857d 16h /
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7861d 00h /
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7897d 16h /
36 Fixed cmd_ack generation item (no bug). rherveille 8012d 17h /
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 8046d 07h /
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 8050d 05h /
33 Fixed a bug in the Command Register declaration. rherveille 8072d 14h /
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 8082d 14h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.