URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 57

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6437d 21h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	6990d 19h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	6991d 21h	/
54	Fixed scl, sda delay.	rherveille	6991d 21h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7287d 19h	/
52	Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit.	rherveille	7287d 19h	/
51	Fixed simulation issue when writing to CR register	rherveille	7341d 20h	/
50	* empty log message *	rherveille	7356d 15h	/
49	Added testbench	rherveille	7356d 15h	/
48	Fixed a bug in the arbitration-lost signal generation. VHDL version only.	rherveille	7357d 23h	/
47	Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command.	rherveille	7366d 19h	/
46	Fixed slave address MSB='1' bug	rherveille	7441d 19h	/
45	Added slave address configurability	rherveille	7441d 19h	/
44	This commit was manufactured by cvs2svn to create tag 'rel_1'.		7526d 22h	/
43	Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'.	rherveille	7526d 22h	/
42	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7536d 20h	/
41	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7536d 20h	/
40	Fix a blocking vs. non-blocking error in the wb_dat output mux.	rherveille	7536d 20h	/
39	Forgot an 'end if' :-/	rherveille	7556d 16h	/
38	Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. Fixed a potential bug in the byte controller's host-acknowledge generation.	rherveille	7559d 23h	/
37	Fixed a type in example 1 Changed 'RW' to 'W' in command register description. Changed 'RW' to 'W' in transmit register description.	rherveille	7596d 15h	/
36	Fixed cmd_ack generation item (no bug).	rherveille	7711d 16h	/
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7745d 06h	/
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7749d 04h	/
33	Fixed a bug in the Command Register declaration.	rherveille	7771d 14h	/
32	Multi-master capabilities added to the core. Changed documentation accordingly. Updated some timing diagrams.	rherveille	7781d 13h	/
31	Core is now a Multimaster I2C controller.	rherveille	7785d 14h	/
30	Small code simplifications	rherveille	7785d 14h	/
29	Core is now a Multimaster I2C controller	rherveille	7785d 15h	/
28	* empty log message *	rherveille	7811d 08h	/

Browse

Tools

Subversion Repositories i2c

[/] - Rev 57

Filtering Options