Subversion Repositories i2c

[/] - Rev 61


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
61 Removed synopsys link; it's not used rherveille 5527d 13h /
60 Added missing semicolons ';' on endif rherveille 5704d 10h /
59 fixed short scl high pulse after clock stretch rherveille 5709d 11h /
58 fixed (n)ack generation rherveille 5741d 13h /
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 5741d 13h /
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.
rherveille 6294d 11h /
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 6295d 13h /
54 Fixed scl, sda delay. rherveille 6295d 13h /
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 6591d 10h /
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 6591d 11h /
51 Fixed simulation issue when writing to CR register rherveille 6645d 12h /
50 *** empty log message *** rherveille 6660d 07h /
49 Added testbench rherveille 6660d 07h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 6661d 14h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 6670d 11h /
46 Fixed slave address MSB='1' bug rherveille 6745d 11h /
45 Added slave address configurability rherveille 6745d 11h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6830d 14h /
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 6830d 14h /
42 This commit was manufactured by cvs2svn to create tag 'asyst_3'. 6840d 12h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.