URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 72

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
72	Fixed AL generation Added median filter on SDA and SCL inputs	rherveille	5211d 11h	/
71	Fixed double wishbone write in a single access	rherveille	5211d 11h	/
70	Added old uploaded documents to new repository.	root	5519d 14h	/
69	Added old uploaded documents to new repository.	root	5520d 05h	/
68	New directory structure.	root	5520d 05h	/
67	Fixed slave_wait clocked event syntax	rherveille	5553d 07h	/
66	Fixed type iscl_oen instead of scl_oen	rherveille	5568d 07h	/
65	Changed wb_adr_i from unsigned to std_logic_vector	rherveille	5568d 17h	/
64	Added SCL clock synchronization logic Fixed slave_wait signal generation	rherveille	5568d 17h	/
63	Added clock synchronization logic Fixed slave_wait signal	rherveille	5568d 17h	/
62	Fixed synopsys miss spell (synopsis) Fixed cr[0] register width Fixed ! usage instead of ~ Fixed bit controller parameter width to 18bits	rherveille	5569d 07h	/
61	Removed synopsys link; it's not used	rherveille	6223d 19h	/
60	Added missing semicolons ';' on endif	rherveille	6400d 15h	/
59	fixed short scl high pulse after clock stretch	rherveille	6405d 17h	/
58	fixed (n)ack generation	rherveille	6437d 18h	/
57	fixed short scl high pulse after clock stretch fixed slave model not returning correct '(n)ack' signal	rherveille	6437d 19h	/
56	Fixed Tsu:sta timing check. Added Thd:sta timing check.	rherveille	6990d 16h	/
55	Fixed register overwrite issue. Removed full_case pragma, replaced it by a default statement.	rherveille	6991d 18h	/
54	Fixed scl, sda delay.	rherveille	6991d 18h	/
53	Fixed previous fix :) Made a variable vs signal mistake.	rherveille	7287d 16h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories i2c

[/] - Rev 72

Filtering Options