OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] - Rev 73

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 Fixed double wishbone write in a single access rherveille 5189d 08h /
72 Fixed AL generation
Added median filter on SDA and SCL inputs
rherveille 5189d 08h /
71 Fixed double wishbone write in a single access rherveille 5189d 08h /
70 Added old uploaded documents to new repository. root 5497d 11h /
69 Added old uploaded documents to new repository. root 5498d 02h /
68 New directory structure. root 5498d 02h /
67 Fixed slave_wait clocked event syntax rherveille 5531d 04h /
66 Fixed type iscl_oen instead of scl_oen rherveille 5546d 04h /
65 Changed wb_adr_i from unsigned to std_logic_vector rherveille 5546d 14h /
64 Added SCL clock synchronization logic
Fixed slave_wait signal generation
rherveille 5546d 14h /
63 Added clock synchronization logic
Fixed slave_wait signal
rherveille 5546d 14h /
62 Fixed synopsys miss spell (synopsis)
Fixed cr[0] register width
Fixed ! usage instead of ~
Fixed bit controller parameter width to 18bits
rherveille 5547d 04h /
61 Removed synopsys link; it's not used rherveille 6201d 15h /
60 Added missing semicolons ';' on endif rherveille 6378d 12h /
59 fixed short scl high pulse after clock stretch rherveille 6383d 14h /
58 fixed (n)ack generation rherveille 6415d 15h /
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6415d 15h /
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.
rherveille 6968d 13h /
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 6969d 15h /
54 Fixed scl, sda delay. rherveille 6969d 15h /
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7265d 13h /
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7265d 13h /
51 Fixed simulation issue when writing to CR register rherveille 7319d 14h /
50 *** empty log message *** rherveille 7334d 09h /
49 Added testbench rherveille 7334d 09h /
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7335d 17h /
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7344d 13h /
46 Fixed slave address MSB='1' bug rherveille 7419d 13h /
45 Added slave address configurability rherveille 7419d 13h /
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7504d 16h /

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.