URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_2/] - Rev 70

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
68	New directory structure.	root	5516d 06h	/i2c/tags/asyst_2/
41	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7532d 18h	/tags/asyst_2/
40	Fix a blocking vs. non-blocking error in the wb_dat output mux.	rherveille	7532d 18h	/trunk/
39	Forgot an 'end if' :-/	rherveille	7552d 14h	/trunk/
38	Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line. Fixed a potential bug in the byte controller's host-acknowledge generation.	rherveille	7555d 22h	/trunk/
37	Fixed a type in example 1 Changed 'RW' to 'W' in command register description. Changed 'RW' to 'W' in transmit register description.	rherveille	7592d 13h	/trunk/
36	Fixed cmd_ack generation item (no bug).	rherveille	7707d 14h	/trunk/
35	Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles.	rherveille	7741d 05h	/trunk/
34	Fixed a few 'arbitration lost' bugs. VHDL version only.	rherveille	7745d 03h	/trunk/
33	Fixed a bug in the Command Register declaration.	rherveille	7767d 12h	/trunk/
32	Multi-master capabilities added to the core. Changed documentation accordingly. Updated some timing diagrams.	rherveille	7777d 11h	/trunk/
31	Core is now a Multimaster I2C controller.	rherveille	7781d 13h	/trunk/
30	Small code simplifications	rherveille	7781d 13h	/trunk/
29	Core is now a Multimaster I2C controller	rherveille	7781d 14h	/trunk/
28	* empty log message *	rherveille	7807d 06h	/trunk/
27	Cleaned up code	rherveille	7807d 06h	/trunk/
26	* empty log message *	rherveille	7810d 14h	/trunk/
25	Added timing tests to i2c_model. Updated testbench.	rherveille	7838d 10h	/trunk/
24	Fixed some reported minor start/stop generation timing issuess.	rherveille	7838d 10h	/trunk/
23	* empty log message *	rherveille	7965d 16h	/trunk/
22	Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment.	rherveille	7975d 21h	/trunk/
21	no message	rherveille	8061d 22h	/trunk/
20	Added Appendix A	rherveille	8061d 22h	/trunk/
19	Fixed some race conditions in the i2c-slave model. Added debug information. Added headers.	rherveille	8065d 18h	/trunk/
18	no message	rherveille	8092d 14h	/trunk/
17	C-include file. Initial release	rherveille	8180d 19h	/trunk/
16	Changed PRER reset value from 0x0000 to 0xffff, conform specs.	rherveille	8192d 18h	/trunk/
15	Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version. Code updated, is now up-to-date to doc. rev.0.4. Added headers.	rherveille	8197d 17h	/trunk/
14	Fixed wb_ack_o generation bug. Fixed bug in the byte_controller statemachine. Added headers.	rherveille	8197d 17h	/trunk/
13	Fixed some synthesis warnings.	rherveille	8208d 21h	/trunk/

Browse

Tools

Subversion Repositories i2c

[/] [i2c/] [tags/] [asyst_2/] - Rev 70

Filtering Options