OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 5518d 21h /i2c/tags/rel_1
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 7525d 11h /tags/rel_1
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7525d 11h /trunk
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7535d 09h /trunk
39 Forgot an 'end if' :-/ rherveille 7555d 05h /trunk
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.		 rherveille 7558d 13h /trunk
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.		 rherveille 7595d 04h /trunk
36 Fixed cmd_ack generation item (no bug). rherveille 7710d 05h /trunk
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7743d 20h /trunk
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7747d 18h /trunk
33 Fixed a bug in the Command Register declaration. rherveille 7770d 03h /trunk
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.		 rherveille 7780d 02h /trunk
31 Core is now a Multimaster I2C controller. rherveille 7784d 04h /trunk
30 Small code simplifications rherveille 7784d 04h /trunk
29 Core is now a Multimaster I2C controller rherveille 7784d 05h /trunk
28 *** empty log message *** rherveille 7809d 21h /trunk
27 Cleaned up code rherveille 7809d 21h /trunk
26 *** empty log message *** rherveille 7813d 05h /trunk
25 Added timing tests to i2c_model.
Updated testbench.		 rherveille 7841d 02h /trunk
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7841d 02h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.