OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [tags/] [rel_1/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 4947d 10h /i2c/tags/rel_1/
44 This commit was manufactured by cvs2svn to create tag 'rel_1'. 6954d 00h /tags/rel_1/
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 6954d 00h /trunk/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 6963d 22h /trunk/
39 Forgot an 'end if' :-/ rherveille 6983d 17h /trunk/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 6987d 01h /trunk/
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7023d 17h /trunk/
36 Fixed cmd_ack generation item (no bug). rherveille 7138d 18h /trunk/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7172d 08h /trunk/
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7176d 06h /trunk/
33 Fixed a bug in the Command Register declaration. rherveille 7198d 16h /trunk/
32 Multi-master capabilities added to the core. Changed documentation accordingly.
Updated some timing diagrams.
rherveille 7208d 15h /trunk/
31 Core is now a Multimaster I2C controller. rherveille 7212d 16h /trunk/
30 Small code simplifications rherveille 7212d 16h /trunk/
29 Core is now a Multimaster I2C controller rherveille 7212d 17h /trunk/
28 *** empty log message *** rherveille 7238d 10h /trunk/
27 Cleaned up code rherveille 7238d 10h /trunk/
26 *** empty log message *** rherveille 7241d 18h /trunk/
25 Added timing tests to i2c_model.
Updated testbench.
rherveille 7269d 14h /trunk/
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7269d 14h /trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.