OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 12

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
12 no message rherveille 7645d 09h /i2c/trunk/
11 Changed RST_LVL define to parameter. rherveille 7648d 17h /i2c/trunk/
10 Created new directory structure.
Added Verilog version.
rherveille 7670d 13h /i2c/trunk/
9 Created directory structure (documentation, vhdl, verilog) rherveille 7740d 08h /i2c/trunk/
8 Created directory structure (documentation, vhdl, verilog) rherveille 7740d 08h /i2c/trunk/
7 added some remarks, fixed some sensitivity lists rherveille 7809d 11h /i2c/trunk/
6 fixed typo txt -> txr rherveille 7813d 15h /i2c/trunk/
5 fixed an incomplete sensitivity list on assign_dato process rherveille 7820d 13h /i2c/trunk/
4 WISHBONE I2C Master Core: initial release rherveille 7872d 16h /i2c/trunk/
2 initial release rherveille 7934d 16h /i2c/trunk/
1 Standard project directories initialized by cvs2svn. 7934d 16h /i2c/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.