OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] - Rev 70

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 5497d 18h /i2c/trunk/
67 Fixed slave_wait clocked event syntax rherveille 5530d 20h /trunk/
66 Fixed type iscl_oen instead of scl_oen rherveille 5545d 19h /trunk/
65 Changed wb_adr_i from unsigned to std_logic_vector rherveille 5546d 05h /trunk/
64 Added SCL clock synchronization logic
Fixed slave_wait signal generation
rherveille 5546d 05h /trunk/
63 Added clock synchronization logic
Fixed slave_wait signal
rherveille 5546d 06h /trunk/
62 Fixed synopsys miss spell (synopsis)
Fixed cr[0] register width
Fixed ! usage instead of ~
Fixed bit controller parameter width to 18bits
rherveille 5546d 20h /trunk/
61 Removed synopsys link; it's not used rherveille 6201d 07h /trunk/
60 Added missing semicolons ';' on endif rherveille 6378d 04h /trunk/
59 fixed short scl high pulse after clock stretch rherveille 6383d 05h /trunk/
58 fixed (n)ack generation rherveille 6415d 07h /trunk/
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6415d 07h /trunk/
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.
rherveille 6968d 04h /trunk/
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 6969d 07h /trunk/
54 Fixed scl, sda delay. rherveille 6969d 07h /trunk/
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7265d 04h /trunk/
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7265d 05h /trunk/
51 Fixed simulation issue when writing to CR register rherveille 7319d 06h /trunk/
50 *** empty log message *** rherveille 7334d 00h /trunk/
49 Added testbench rherveille 7334d 00h /trunk/
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7335d 08h /trunk/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7344d 04h /trunk/
46 Fixed slave address MSB='1' bug rherveille 7419d 05h /trunk/
45 Added slave address configurability rherveille 7419d 05h /trunk/
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 7504d 08h /trunk/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7514d 05h /trunk/
39 Forgot an 'end if' :-/ rherveille 7534d 01h /trunk/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7537d 09h /trunk/
37 Fixed a type in example 1
Changed 'RW' to 'W' in command register description.
Changed 'RW' to 'W' in transmit register description.
rherveille 7574d 01h /trunk/
36 Fixed cmd_ack generation item (no bug). rherveille 7689d 02h /trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.