Subversion Repositories i2c

[/] [i2c/] [trunk/] [bench/] - Rev 70


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
68 New directory structure. root 4955d 09h /i2c/trunk/bench/
58 fixed (n)ack generation rherveille 5872d 23h /trunk/bench/
56 Fixed Tsu:sta timing check.
Added Thd:sta timing check.
rherveille 6425d 20h /trunk/bench/
54 Fixed scl, sda delay. rherveille 6426d 23h /trunk/bench/
50 *** empty log message *** rherveille 6791d 16h /trunk/bench/
49 Added testbench rherveille 6791d 16h /trunk/bench/
46 Fixed slave address MSB='1' bug rherveille 6876d 21h /trunk/bench/
45 Added slave address configurability rherveille 6876d 21h /trunk/bench/
43 Fixed a bug in the timing section. Changed 'tst_scl' into 'tst_sto'. rherveille 6962d 00h /trunk/bench/
25 Added timing tests to i2c_model.
Updated testbench.
rherveille 7277d 14h /trunk/bench/
19 Fixed some race conditions in the i2c-slave model.
Added debug information.
Added headers.
rherveille 7504d 22h /trunk/bench/
10 Created new directory structure.
Added Verilog version.
rherveille 7678d 20h /trunk/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.