OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 fixed short scl high pulse after clock stretch rherveille 6383d 09h /i2c/trunk/rtl/
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6415d 10h /i2c/trunk/rtl/
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 6969d 10h /i2c/trunk/rtl/
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7265d 08h /i2c/trunk/rtl/
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7265d 09h /i2c/trunk/rtl/
51 Fixed simulation issue when writing to CR register rherveille 7319d 09h /i2c/trunk/rtl/
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7335d 12h /i2c/trunk/rtl/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7344d 08h /i2c/trunk/rtl/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7514d 09h /i2c/trunk/rtl/
39 Forgot an 'end if' :-/ rherveille 7534d 05h /i2c/trunk/rtl/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7537d 13h /i2c/trunk/rtl/
36 Fixed cmd_ack generation item (no bug). rherveille 7689d 05h /i2c/trunk/rtl/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7722d 20h /i2c/trunk/rtl/
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7726d 18h /i2c/trunk/rtl/
33 Fixed a bug in the Command Register declaration. rherveille 7749d 03h /i2c/trunk/rtl/
31 Core is now a Multimaster I2C controller. rherveille 7763d 04h /i2c/trunk/rtl/
30 Small code simplifications rherveille 7763d 04h /i2c/trunk/rtl/
29 Core is now a Multimaster I2C controller rherveille 7763d 05h /i2c/trunk/rtl/
28 *** empty log message *** rherveille 7788d 21h /i2c/trunk/rtl/
27 Cleaned up code rherveille 7788d 21h /i2c/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.