OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] - Rev 59

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 fixed short scl high pulse after clock stretch rherveille 6196d 04h /i2c/trunk/rtl/
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6228d 06h /i2c/trunk/rtl/
55 Fixed register overwrite issue.
Removed full_case pragma, replaced it by a default statement.
rherveille 6782d 06h /i2c/trunk/rtl/
53 Fixed previous fix :) Made a variable vs signal mistake. rherveille 7078d 03h /i2c/trunk/rtl/
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7078d 04h /i2c/trunk/rtl/
51 Fixed simulation issue when writing to CR register rherveille 7132d 05h /i2c/trunk/rtl/
48 Fixed a bug in the arbitration-lost signal generation. VHDL version only. rherveille 7148d 07h /i2c/trunk/rtl/
47 Fixed a potential bug in the statemachine. During a 'stop' 2 cmd_ack signals were generated. Possibly canceling a new start command. rherveille 7157d 03h /i2c/trunk/rtl/
40 Fix a blocking vs. non-blocking error in the wb_dat output mux. rherveille 7327d 05h /i2c/trunk/rtl/
39 Forgot an 'end if' :-/ rherveille 7347d 00h /i2c/trunk/rtl/
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7350d 08h /i2c/trunk/rtl/
36 Fixed cmd_ack generation item (no bug). rherveille 7502d 01h /i2c/trunk/rtl/
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7535d 15h /i2c/trunk/rtl/
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 7539d 13h /i2c/trunk/rtl/
33 Fixed a bug in the Command Register declaration. rherveille 7561d 22h /i2c/trunk/rtl/
31 Core is now a Multimaster I2C controller. rherveille 7575d 23h /i2c/trunk/rtl/
30 Small code simplifications rherveille 7575d 23h /i2c/trunk/rtl/
29 Core is now a Multimaster I2C controller rherveille 7576d 00h /i2c/trunk/rtl/
28 *** empty log message *** rherveille 7601d 17h /i2c/trunk/rtl/
27 Cleaned up code rherveille 7601d 17h /i2c/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.