Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [verilog/] [i2c_master_bit_ctrl.v] - Rev 75


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
74 Added SCL/SDA line filter rherveille 5001d 05h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
68 New directory structure. root 5309d 23h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
63 Added clock synchronization logic
Fixed slave_wait signal
rherveille 5358d 11h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
62 Fixed synopsys miss spell (synopsis)
Fixed cr[0] register width
Fixed ! usage instead of ~
Fixed bit controller parameter width to 18bits
rherveille 5359d 01h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
57 fixed short scl high pulse after clock stretch
fixed slave model not returning correct '(n)ack' signal
rherveille 6227d 12h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
52 Fixed a bug where the core would signal an arbitration lost (AL bit set), when another master controls the bus and the other master generates a STOP bit. rherveille 7077d 10h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 7349d 14h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
36 Fixed cmd_ack generation item (no bug). rherveille 7501d 07h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
35 Fixed a bug where the core would trigger an erroneous 'arbitration lost' interrupt after being reset, when the reset pulse width < 3 clk cycles. rherveille 7534d 21h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
30 Small code simplifications rherveille 7575d 05h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
29 Core is now a Multimaster I2C controller rherveille 7575d 06h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
27 Cleaned up code rherveille 7600d 23h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
24 Fixed some reported minor start/stop generation timing issuess. rherveille 7632d 03h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
22 Fixed a small timing bug in the bit controller.\nAdded verilog simulation environment. rherveille 7769d 14h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 7991d 09h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v
10 Created new directory structure.
Added Verilog version.
rherveille 8033d 09h /i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.