OpenCores
URL https://opencores.org/ocsvn/i2c/i2c/trunk

Subversion Repositories i2c

[/] [i2c/] [trunk/] [rtl/] [vhdl/] [i2c_master_top.vhd] - Rev 71

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
71 Fixed double wishbone write in a single access rherveille 4340d 13h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
68 New directory structure. root 4649d 07h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
65 Changed wb_adr_i from unsigned to std_logic_vector rherveille 4697d 19h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
51 Fixed simulation issue when writing to CR register rherveille 6470d 19h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
38 Fixed a bug in the Arbitration Lost generation caused by delay on the (external) sda line.
Fixed a potential bug in the byte controller's host-acknowledge generation.
rherveille 6688d 22h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
34 Fixed a few 'arbitration lost' bugs. VHDL version only. rherveille 6878d 03h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
31 Core is now a Multimaster I2C controller. rherveille 6914d 13h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
27 Cleaned up code rherveille 6940d 07h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 7325d 18h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 7330d 17h /i2c/trunk/rtl/vhdl/i2c_master_top.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.