Subversion Repositories i2c

[/] - Rev 17


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 C-include file.
Initial release
rherveille 7986d 14h /
16 Changed PRER reset value from 0x0000 to 0xffff, conform specs. rherveille 7998d 13h /
15 Split i2c_master_core.vhd into separate files for each entity; same layout as verilog version.
Code updated, is now up-to-date to doc. rev.0.4.
Added headers.
rherveille 8003d 12h /
14 Fixed wb_ack_o generation bug.
Fixed bug in the byte_controller statemachine.
Added headers.
rherveille 8003d 12h /
13 Fixed some synthesis warnings. rherveille 8014d 16h /
12 no message rherveille 8020d 07h /
11 Changed RST_LVL define to parameter. rherveille 8023d 15h /
10 Created new directory structure.
Added Verilog version.
rherveille 8045d 11h /
9 Created directory structure (documentation, vhdl, verilog) rherveille 8115d 06h /
8 Created directory structure (documentation, vhdl, verilog) rherveille 8115d 07h /
7 added some remarks, fixed some sensitivity lists rherveille 8184d 09h /
6 fixed typo txt -> txr rherveille 8188d 13h /
5 fixed an incomplete sensitivity list on assign_dato process rherveille 8195d 11h /
4 WISHBONE I2C Master Core: initial release rherveille 8247d 14h /
3 This commit was manufactured by cvs2svn to create tag 'first'. 8309d 14h /
2 initial release rherveille 8309d 14h /
1 Standard project directories initialized by cvs2svn. 8309d 14h /

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.