OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 121

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Documentation, wiki's address updated. rfajardo 4572d 03h /minsoc
100 syn/altera/minsoc_top.qsf: I thought this file was being generated now as project file description. But it is merely a synthesis configuration file and must be here. File re-added. rfajardo 4581d 01h /minsoc
99 backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails. rfajardo 4581d 01h /minsoc
98 Removing deprecated minsoc_top.qsf file. rfajardo 4581d 01h /minsoc
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 4581d 02h /minsoc
96 Some files needed for Altera synthesis javieralso 4581d 12h /minsoc
95 Makefile for Altera FPGAs fixed javieralso 4582d 15h /minsoc
94 Fix bug in minsoc_top.prj for Altera synthesis javieralso 4585d 00h /minsoc
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 4585d 03h /minsoc
92 backend/spartan3e_starter_kit*: or1200_defines.v file was outdated and hindering synthesis. Probably it would be best if we used a patching system here. But for now, I copied the new files and made the necessary changes to fit the system into the target boards. rfajardo 4586d 01h /minsoc

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.