OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 147

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
147 Updating minsoc_bench.v to correctly acquire uart data.

Uart drivers: when an end of line character was sent, the driver appended a carriage return to it. This is not necessary and has been removed.
-Eth and Uart firmwares also had a carriage return after the end of line, also removed.

Minsoc_bench_defines.v: Renaming VCD_OUTPUT define to WAVEFORM_OUTPUT

run_bench: selecting -lxt2 for waveform output format. This output format size is 10 times smaller than vcd.

minsoc-install.sh: lxt2 output format requires that Icarus Verilog be installed with zlib support. For that, we now check if zlib is supported on script run.		 rfajardo 4536d 21h /minsoc
146 Importing 'Xilinx Microblaze Dev. Kit 1600E Edition' board configuration directory. ConX. 4537d 03h /minsoc
145 minsoc_bench_core.v and minsoc_bench_clock.v left only on verilator branche. It will develop there until it is ported for inclusion into trunk. RC-1.0 is now clean of it. rfajardo 4537d 12h /minsoc
144 Updating configure scripts. Calling make into the right directories now. rfajardo 4537d 22h /minsoc
143 Compiling firmwares in board configuration scripts instead of on global minsoc setup. rfajardo 4537d 22h /minsoc
142 Updating configure.sh:
1) we don't patch the trunk version.
2) it is better to re-compile the firmwares on reconfiguration. So compiling firmwares went to configure scripts instead.

backend/xxx/configure: compiling firmwares here now.		 rfajardo 4537d 22h /minsoc
141 Merging with rc-1.0 revision 140. I doubt rc-1.0 will still change much in the last days. rfajardo 4537d 23h /minsoc
140 Including required modules for verilator simulation. rfajardo 4537d 23h /minsoc
139 Creating a verilator branche. rfajardo 4537d 23h /minsoc
138 DIR_TO_INSTALL creation using wizard ConX. 4538d 12h /minsoc
137 Removing uncomplete support for ml509 and not working support for spartan3e_starter_kit_eth (area constraint cannot be reached). rfajardo 4538d 23h /minsoc
136 Installation on Ubuntu-11.10 has shown that a binary called makeinfo is required to install GDB. This binary can be installed on Ubuntu by installing the package texinfo. rfajardo 4545d 18h /minsoc
135 Installation on Ubuntu-11.10 has shown that package texinfo is required to compiled GDB. This package installs the binary makeinfo. rfajardo 4545d 18h /minsoc
134 run_sim.bat for ModelSim updated to acquire the firmware_size for command line input when running the testbench. rfajardo 4552d 22h /minsoc
133 Roll back minsoc_bench.v to timed simulation. Merge minsoc_bench_core and minsoc_bench_clock again.

Applying Rubén Diez patch to avoid warnings on firmware load for simulation.		 rfajardo 4553d 00h /minsoc
132 ModelSim simulation, running top_module minsoc_bench_clock now, instead of minsoc_bench. rfajardo 4556d 19h /minsoc
131 Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail. rfajardo 4556d 19h /minsoc
130 minsoc_bench.v: task test_eth has to be phased out together with the ETHERNET definition. If there is no ETHERNET, test_eth cannot be defined. rfajardo 4556d 22h /minsoc
129 Removing bugs introduced when splitting clocks and reset.
1) NEGATIVE_RESET or POSITIVE_RESET were missing as definition on minsoc_bench_clock.v (include minsoc_defines.v).
2) wait for reset on minsoc_bench.v to assert design_ready		 rfajardo 4557d 09h /minsoc
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 4557d 10h /minsoc
127 Removing redundant simulation output. rfajardo 4557d 16h /minsoc
126 Updating information about simulation time for Ethernet test. rfajardo 4557d 16h /minsoc
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 4557d 16h /minsoc
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 4557d 18h /minsoc
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 4557d 23h /minsoc
122 Renaming minsoc-configure.sh to minsoc-setup.sh. rfajardo 4563d 12h /minsoc
121 Asserting svn:executable properties of modelsim/*.bat scripts.

Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.		 rfajardo 4563d 14h /minsoc
120 ethmac.prj: a file was missing rfajardo 4563d 17h /minsoc
119 Tricking Subversion to accept bat files that are now executable. rfajardo 4563d 17h /minsoc
118 Configure scripts for Xilinx devices updated. All of them require to update or1200_defines.v. The non-standard part uses now the variable $BOARD to print that this board require non-standard update of files. rfajardo 4563d 17h /minsoc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.