OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 148

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 3858d 12h /minsoc/
127 Removing redundant simulation output. rfajardo 3858d 18h /minsoc/
126 Updating information about simulation time for Ethernet test. rfajardo 3858d 18h /minsoc/
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 3858d 19h /minsoc/
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 3858d 21h /minsoc/
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 3859d 01h /minsoc/
122 Renaming minsoc-configure.sh to minsoc-setup.sh. rfajardo 3864d 15h /minsoc/
121 Asserting svn:executable properties of modelsim/*.bat scripts.

Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.
rfajardo 3864d 16h /minsoc/
120 ethmac.prj: a file was missing rfajardo 3864d 19h /minsoc/
119 Tricking Subversion to accept bat files that are now executable. rfajardo 3864d 20h /minsoc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.