OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] - Rev 151

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 Renaming testbench modules. Adding to ifdefs without which the testbench generation can fail. rfajardo 3037d 08h /minsoc/
130 minsoc_bench.v: task test_eth has to be phased out together with the ETHERNET definition. If there is no ETHERNET, test_eth cannot be defined. rfajardo 3037d 11h /minsoc/
129 Removing bugs introduced when splitting clocks and reset.
1) NEGATIVE_RESET or POSITIVE_RESET were missing as definition on minsoc_bench_clock.v (include minsoc_defines.v).
2) wait for reset on minsoc_bench.v to assert design_ready
rfajardo 3037d 22h /minsoc/
128 Outsourcing clocks and reset generations from minsoc_bench.v to minsoc_bench_clock.v. rfajardo 3037d 23h /minsoc/
127 Removing redundant simulation output. rfajardo 3038d 05h /minsoc/
126 Updating information about simulation time for Ethernet test. rfajardo 3038d 05h /minsoc/
125 Adjusting testbench messages. Creating tasks for firmware tests. rfajardo 3038d 05h /minsoc/
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 3038d 07h /minsoc/
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 3038d 12h /minsoc/
122 Renaming minsoc-configure.sh to minsoc-setup.sh. rfajardo 3044d 01h /minsoc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.