OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [rc-1.0/] - Rev 152

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Removing Verilog delays from minsoc_bench.v. minsoc_bench_defines.v defines now if uart or ethernet have to be tested. If yes, it checks the behavior of the enclosed firmwares. If not, simulation simply runs forever. rfajardo 4529d 18h /minsoc/branches/rc-1.0/
123 Renaming reg final to firmware_size. Final is a keyword for Verilator. rfajardo 4529d 23h /minsoc/branches/rc-1.0/
122 Renaming minsoc-configure.sh to minsoc-setup.sh. rfajardo 4535d 13h /minsoc/branches/rc-1.0/
121 Asserting svn:executable properties of modelsim/*.bat scripts.

Including corrected patch for advanced debug system watchpoints under utils/setup. Configure script updated to use this instead of advanced debug system patches. This will remain so until the patch is corrected. The previous line still has the correct command.
rfajardo 4535d 14h /minsoc/branches/rc-1.0/
120 ethmac.prj: a file was missing rfajardo 4535d 17h /minsoc/branches/rc-1.0/
119 Tricking Subversion to accept bat files that are now executable. rfajardo 4535d 18h /minsoc/branches/rc-1.0/
118 Configure scripts for Xilinx devices updated. All of them require to update or1200_defines.v. The non-standard part uses now the variable $BOARD to print that this board require non-standard update of files. rfajardo 4535d 18h /minsoc/branches/rc-1.0/
117 spartan3e_starter_kit designs require DUALPORT from or1200_defines.v to be active instead of GENERIC. rfajardo 4535d 18h /minsoc/branches/rc-1.0/
116 Configure scripts were trying to copy/patch projects files before creating them. Ordering is correct now. rfajardo 4535d 19h /minsoc/branches/rc-1.0/
115 configure.sh script dir aware.
minsoc-install.sh logging to script dir.
rfajardo 4535d 20h /minsoc/branches/rc-1.0/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.