OpenCores
URL https://opencores.org/ocsvn/minsoc/minsoc/trunk

Subversion Repositories minsoc

[/] [minsoc/] [branches/] [verilator] - Rev 111

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 minsoc-install.sh: DIR_TO_INSTALL is required before using beautify.sh rfajardo 4537d 14h /minsoc/branches/verilator
110 Fixing several minor issues with the system:
-minsoc-install splitted into installation and configuration
-minsoc-configure.sh can be used to configure a fresh checked out system
-configure script used by both minsoc-configure.sh and minsoc-install.sh to configure

-rtl/verilog: svn externals fixed
-or1200 rolled back to release-1.0

-prj/scripts:
-Makefile has been used by simulation to differentiate project definition of vhdl and verilog files
-Altera was differentiating it in script
-now there are two scripts, one for vhdl and another for verilog. The differentiation occurs in Makefile as for simulation.
-altera_3c25_board/configure scripts had to be updated, vprj and vhdprj file extensions used to differentiate Verilog and VHDL project files.

-prj/src: or1200_top.prj downdated to definition of or1200_v1
rfajardo 4537d 14h /minsoc/branches/verilator
109 Creating a branche for release candidate 1.0. rfajardo 4537d 15h /minsoc/branches/verilator
108 Scripts updates to correct paths when working under Windows. Now, ModelSim, Xilinx and Altera synthesis are working on Windows through batch files.

Icarus Verilog and Altera synthesis are working as well. Job done!
rfajardo 4537d 19h /minsoc/branches/verilator
107 Adding setup batch script for Altera synthesis on Windows.

prj/scripts/altprj.sh has now to check if it is run from cygwin in order to re-formulate the path to windows system.

Maybe the other scripts have to be updated too. This will be checked soon.
rfajardo 4537d 22h /minsoc/branches/verilator
106 Installation script was checking the ENV variable before setting it. rfajardo 4538d 00h /minsoc/branches/verilator
105 Updating configure scripts to copy Windows synthesis launch script setup.bat from either minsoc/syn/altera or minsoc/syn/xilinx to minsoc/syn. rfajardo 4538d 02h /minsoc/branches/verilator
104 Enabling modelsim simulation for current project definition.
vhdl and verilog projects have to be separated:
-prj/Makefile defines VHDL_PROJECTS and VERILOG_PROJECTS, they are merged into PROJECTS. Tools which don't care about VHDL or Verilog use PROJECTS list while other tools use VERILOG_ or VHDL_PROJECTS.
-Simulation uses VHDL_PROJECTS and VERILOG_PROJECTS independently.
-prj/scripts/simprj.sh splitted in:
-simvhdl.sh
-simverilog.sh
(they generate the input files in the right format for simulation tools)
rfajardo 4545d 01h /minsoc/branches/verilator
103 But the file is called gdb-6.8a.tar.bz2, so tar must be run on that name. rfajardo 4547d 16h /minsoc/branches/verilator
102 GNU GDB FTP has renamed gdb-6.8 package to gdb-6.8a package. Uncompressed it remains gdb-6.8, so no other changes to script are necessary. rfajardo 4547d 16h /minsoc/branches/verilator
101 Documentation, wiki's address updated. rfajardo 4573d 04h /minsoc/branches/verilator
100 syn/altera/minsoc_top.qsf: I thought this file was being generated now as project file description. But it is merely a synthesis configuration file and must be here. File re-added. rfajardo 4582d 02h /minsoc/branches/verilator
99 backend/altera_3c25_board/minsoc_defines.v: if GENERIC_FPGA selected, undefine ALTERA_FPGA and FPGA_FAMILY to avoid vendor specific code to flow into the simulation. If you don't do it, generate_bench fails. rfajardo 4582d 02h /minsoc/branches/verilator
98 Removing deprecated minsoc_top.qsf file. rfajardo 4582d 02h /minsoc/branches/verilator
97 As proposed by Javier Almansa automatically generated project files for simulation and synthesis are out of revision control. Instead, the backend configure scripts run the prj/Makefile now to generate the project files prior to configuration of SoC for a specific board. rfajardo 4582d 02h /minsoc/branches/verilator
96 Some files needed for Altera synthesis javieralso 4582d 13h /minsoc/branches/verilator
95 Makefile for Altera FPGAs fixed javieralso 4583d 16h /minsoc/branches/verilator
94 Fix bug in minsoc_top.prj for Altera synthesis javieralso 4586d 01h /minsoc/branches/verilator
93 Support for Altera synthesis. It needs some tune, but it works fine javieralso 4586d 04h /minsoc/branches/verilator
92 backend/spartan3e_starter_kit*: or1200_defines.v file was outdated and hindering synthesis. Probably it would be best if we used a patching system here. But for now, I copied the new files and made the necessary changes to fit the system into the target boards. rfajardo 4587d 02h /minsoc/branches/verilator

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.