Subversion Repositories minsoc

[/] [minsoc/] [trunk/] [bench/] [verilog/] [vpi/] [dbg_comm_vpi.v] - Rev 155


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
155 Decreased wait time, for faster simulations. nyawn 3251d 03h /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v
71 Modelsim whines about missing timescales:
-minsoc_bench.v, minsoc_memory_model.v and dbg_comm_vpi.v updated to include timescale.v

modelsim simulation working under Windows. Modelsim PE Student Edition 10.0a

Simulation<->adv_jtag_bridge<->gdb communication not working perfectly. I believe VPI module has to be recompiled, used pre-compiled one for now.
rfajardo 3485d 17h /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v
2 First commit of project. Beta status:
-testbench: working
-firmware: working
-RTL: Working for: Xilinx Spartan-3A DSP Development Kit
rfajardo 4084d 16h /minsoc/trunk/bench/verilog/vpi/dbg_comm_vpi.v

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.