OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 41

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 removed deprecated files from version control JonasDC 4167d 03h /mod_sim_exp/
40 adjusted core instantiation to new core module name JonasDC 4175d 07h /mod_sim_exp/
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic		 JonasDC 4175d 18h /mod_sim_exp/
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4176d 00h /mod_sim_exp/
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline		 JonasDC 4179d 21h /mod_sim_exp/
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.		 JonasDC 4180d 17h /mod_sim_exp/
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes		 JonasDC 4180d 19h /mod_sim_exp/
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4180d 21h /mod_sim_exp/
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4180d 23h /mod_sim_exp/
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4181d 00h /mod_sim_exp/
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4181d 06h /mod_sim_exp/
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4181d 06h /mod_sim_exp/
29 added software for generation of test input for the tesbenches JonasDC 4181d 19h /mod_sim_exp/
28 updated makefile for new pipeline sources JonasDC 4181d 20h /mod_sim_exp/
27 test input values for multiplier_tb JonasDC 4181d 20h /mod_sim_exp/
26 testbench for only the montgommery multiplier JonasDC 4181d 20h /mod_sim_exp/
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline		 JonasDC 4181d 20h /mod_sim_exp/
24 changed names of top-level module to mod_sim_exp_core JonasDC 4185d 05h /mod_sim_exp/
23 added descriptive comments JonasDC 4185d 06h /mod_sim_exp/
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4188d 00h /mod_sim_exp/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.