OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 4181d 08h /mod_sim_exp/
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4181d 09h /mod_sim_exp/
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4181d 11h /mod_sim_exp/
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4181d 12h /mod_sim_exp/
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4181d 18h /mod_sim_exp/
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4181d 18h /mod_sim_exp/
29 added software for generation of test input for the tesbenches JonasDC 4182d 07h /mod_sim_exp/
28 updated makefile for new pipeline sources JonasDC 4182d 08h /mod_sim_exp/
27 test input values for multiplier_tb JonasDC 4182d 08h /mod_sim_exp/
26 testbench for only the montgommery multiplier JonasDC 4182d 08h /mod_sim_exp/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.