OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.1/] [sim/] [src/] - Rev 86

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
80 renamed to version 1.1 to follow the versioning system JonasDC 4350d 01h /mod_sim_exp/tags/Release_1.1/sim/src/
49 First full stable version with documentation.
Includes flexible pipeline design, PLB interface and the RAM and FIFO is still using xilinx primitives.
JonasDC 4390d 02h /mod_sim_exp/tags/Release_1.1/sim/src/
35 new test values, 1st exponentiation gives error on result with new pipeline
commit for test purposes
JonasDC 4482d 00h /mod_sim_exp/tags/Release_1.1/sim/src/
27 test input values for multiplier_tb JonasDC 4483d 01h /mod_sim_exp/tags/Release_1.1/sim/src/
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4498d 01h /mod_sim_exp/tags/Release_1.1/sim/src/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.