OpenCores

URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] - Rev 73

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
41	removed deprecated files from version control	JonasDC	4173d 03h	/mod_sim_exp/trunk/rtl/vhdl/
40	adjusted core instantiation to new core module name	JonasDC	4181d 07h	/mod_sim_exp/trunk/rtl/vhdl/
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4181d 18h	/mod_sim_exp/trunk/rtl/vhdl/
38	deprecated design files because of new pipeline structure, will be removed shortly	JonasDC	4182d 00h	/mod_sim_exp/trunk/rtl/vhdl/
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	4185d 21h	/mod_sim_exp/trunk/rtl/vhdl/
36	found bug in new pipeline structure, now working properly. (tested in sim) mod_sim_exp_core uses new flexible pipeline as default.	JonasDC	4186d 17h	/mod_sim_exp/trunk/rtl/vhdl/
34	operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.	JonasDC	4186d 20h	/mod_sim_exp/trunk/rtl/vhdl/
33	default pipeline changed to old version, there seems to be an occasional error with new version.	JonasDC	4186d 23h	/mod_sim_exp/trunk/rtl/vhdl/
32	new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default.	JonasDC	4187d 00h	/mod_sim_exp/trunk/rtl/vhdl/
31	put first cell logic of the pipeline in a separate design unit, tested and working	JonasDC	4187d 05h	/mod_sim_exp/trunk/rtl/vhdl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.