OpenCores

URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] [mod_sim_exp_core.vhd] - Rev 63

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
63	now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx	JonasDC	4070d 14h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
45	chance run_auto port or mod_sim_exp_core to exp_m	JonasDC	4157d 14h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
43	made the core parameters generics	JonasDC	4161d 08h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
39	changed files to remove warnings from synthesis last cell logic is simplified because of redundant logic	JonasDC	4176d 07h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
37	changed names of some generics of the multiplier. moved the parameters for the core to the package of the core testbench now uses this parameters to adapt to different bit widths and new systolic pipeline now supports split or single pipeline	JonasDC	4180d 09h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
36	found bug in new pipeline structure, now working properly. (tested in sim) mod_sim_exp_core uses new flexible pipeline as default.	JonasDC	4181d 06h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
34	operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below.	JonasDC	4181d 09h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
33	default pipeline changed to old version, there seems to be an occasional error with new version.	JonasDC	4181d 12h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
32	new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default.	JonasDC	4181d 13h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
24	changed names of top-level module to mod_sim_exp_core	JonasDC	4185d 18h	/mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
3	updated vhdl sources with new header according to OC design rules and formated code added makefile and simulation input file for testbench simulation	JonasDC	4197d 09h	/mod_sim_exp/trunk/rtl/vhdl/core/multiplier_core.vhd
2	First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules..	JonasDC	4201d 15h	/mod_sim_exp/trunk/rtl/vhdl/core/multiplier_core.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.