OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] [mod_sim_exp_core.vhd] - Rev 94

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
94 BIG update: core now supports different clock speed for the multiplier core, so more performance is posible. currently this version is working in simulation and is being tested on hardware. Changes in this update include:
- changed RAM and memory to support different clocks
- new FIFO that supports dual clock (slightly modified version of generic_fifo's on OpenCores.org)
- parameter C_FIFO_DEPTH is now replace by C_FIFO_AW (address width of the fifo pointers)
- added logic for control signals to cross from one clock domain to another
- updated testbenches and interfaces accordingly
- added log of synthesis of the 2 new fifo's for Xilinx
JonasDC 3370d 21h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
90 reverted changes from previous revision, updated AXI version with testbench JonasDC 3376d 20h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
89 updated vhdl files so now different clock frequencies are posible for the core and bus interface. JonasDC 3440d 18h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
84 AXI-Lite interface updated, now tested and verified on Xilinx FPGA
renamed C_DEVICE parameter, because of conflicts with restricted parameter in xilinx XPS
JonasDC 3448d 04h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
75 made rw_address a vector of a fixed width JonasDC 3485d 04h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
74 removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. JonasDC 3488d 00h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
69 big update, the mod_sim_exp core now has a selectable ram structure. a generic ram that should be usable in any fpga, a asymmetric ram that is usable for some devices of altera or xilinx and uses less resources. JonasDC 3489d 23h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
63 now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx JonasDC 3498d 00h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 3585d 00h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
43 made the core parameters generics JonasDC 3588d 18h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic
JonasDC 3603d 17h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline
JonasDC 3607d 20h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.
JonasDC 3608d 16h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 3608d 19h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 3608d 22h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 3608d 23h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
24 changed names of top-level module to mod_sim_exp_core JonasDC 3613d 04h /mod_sim_exp/trunk/rtl/vhdl/core/mod_sim_exp_core.vhd
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 3624d 19h /mod_sim_exp/trunk/rtl/vhdl/core/multiplier_core.vhd
2 First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules.. JonasDC 3629d 01h /mod_sim_exp/trunk/rtl/vhdl/core/multiplier_core.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.