OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] [vhdl/] [core/] [mont_ctrl.vhd] - Rev 75

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic
JonasDC 4153d 20h /mod_sim_exp/trunk/rtl/vhdl/core/mont_ctrl.vhd
24 changed names of top-level module to mod_sim_exp_core JonasDC 4163d 06h /mod_sim_exp/trunk/rtl/vhdl/core/mont_ctrl.vhd
3 updated vhdl sources with new header according to OC design rules and formated code
added makefile and simulation input file for testbench simulation
JonasDC 4174d 22h /mod_sim_exp/trunk/rtl/vhdl/core/mont_ctrl.vhd
2 First version of VHDL source(working), still contains xilinx primitives and needs to be updated to the OpenCores design rules.. JonasDC 4179d 04h /mod_sim_exp/trunk/rtl/vhdl/core/mont_ctrl.vhd

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.